TechnologyBreker's Trek family of products and apps automatically generates multi-threaded test cases that verify your chip design more quickly and more thoroughly. These test cases are reusable from IP to full-chip level, and from simulation to silicon, meeting all requirements for the upcoming Accellera standard on Portable Stimulus.
- TrekUVM enhances transactional Universal Verification Methodology (UVM) testbenches for your networking, processor, and GPU chips.
- TrekSoC links UVM testbenches to generated C test cases running in simulation or acceleration on multiple heterogeneous embedded processors within your system-on-chip (SoC).
- From the same inputs, TrekSoC-Si generates test cases that run on in-circuit emulation (ICE), FPGA prototypes, and actual silicon in your lab.
- Our Cache Coherency TrekApp is a stand-alone turnkey solution for cache coherency verification from simulation to silicon.
January 31, 2017Embedded Computing Design: Portable Stimulus - System-level Verification Trends for 2017 and Beyond... Read More
December 8, 2016Semiconductor Engineering: Reflecting Back On 2016: Markets... Read More
December 8, 2016The Breker Trekker: Constrain Me, Please... Read More
Tweets by @BrekerSystems
SEE US AT
Santa Clara, CA